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 An up to 3x breakdown voltage tristate capable integrated ATTN: WILLIAM H. MURRAY 
circuit CMOS buffer includes a level shifter circuit and a ONE LIBERTY PLACE 
driver circuit. The driver stage includes a series connected 1650 MARKET STREET 
PHILADELPHIA, PA 19103-7396 (US) n-channel and p-channel cascode stacks, each including at 
least three transistors. Dynamic gate biasing is provided for 
(21)	 Appl. No.: 10/128,140 the third n-channel and p-channel cascode transistors to 
prevent voltage overstress of the cascode transistors. The (22)	 Filed: Apr. 23, 2002 level shifter circuit includes at least one pseudo N-MOS 
inverter including an input transistor, a protective cascode Related U.S. Application Data 
stack including at least one n-channel cascode transistor, and 
(60)	 Provisional application No. 60/287,674, filed on May a load transistor. The level shifter provides at least one 
1,2001. voltage shifted input signal to the driver. 
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BUFFER INTERFACE ARCHITECTURE
 
CROSS-REFERENCE TO RELATED
 
APPLICATIONS
 
[0001] This application claims priority from U.S. provi­
sional application serial No. 60/287,674, filed May 1,2001 
and entitled "Buffer Interface Architecture." 
FIELD OF THE INVENTION 
[0002] The present invention relates to integrated circuits, 
generally, and more specifically to a buffer for interfacing a 
low-voltage technology with a relatively high-voltage tech­
nology. 
DESCRIPTION OF THE RELATED ART 
[0003] Advances in the semiconductor arts have driven 
devices to decreasing sizes operating at increasing speeds. 
This continuous effort to maximize the performance of 
integrated circuits ("ICs") has produced several additional 
benefits, including decreased operating voltages and reduc­
tions in power consumption. 
[0004] As MOS technology scales below 0.2 ,um, accept­
able supply voltages have lowered below the previous 3.3V 
and 5V standards. As lower and lower operating voltage IC 
technology is developed and commercialized, however, a 
distinct problem has arisen. Mostly because of economic 
reasons, electronic systems often use ICs that span several 
technology generations, each generation having different 
supply voltage requirements. The ability to interface newer 
low power ICs with their predecessors where each IC has a 
different range of operating voltages is of concern, particu­
lady as it relates to metal oxide semiconductors ("MOS"). 
Interfacing an older higher operating voltage IC with a lower 
operating voltage technology may cause reliability issues 
and/or temporary or even permanent damage. For example, 
the buffer circuits of a l.5V IC can neither provide nor 
sustain (when in a high impedance state) a 3.3V drive. 
[0005] To overcome this interface problem, several solu­
tions have been proposed. One approach entails the devel­
opment of MOS devices capable of handling both low and 
high voltages on the same semiconductor substrate. While 
this "dual supply" approach is simple in circuit implemen­
tation, presently, it is substantially more expensive than the 
traditionally known MOS technology because of the addi­
tional processing steps required to fabricate the high-voltage 
devices. Currently, many 0.2 ,um technologies utilize this 
"dual supply" approach. 
[0006] Alternatively, several buffer interface architectures 
are also known in the art for providing high voltage drive 
capability using low voltage MOS technology. Using this 
methodology, the incremental costs associated with the 
additional circuitry required to realize an interface having 
high voltage drive capability while implemented in low 
voltage MOS technology are negligible. 
[0007] Prior approaches to high-voltage drive buffers with 
low-voltage transistors (HVBILVT) can be classified into 
two basic groups. FIG. 1A illustrates a circuit with both 
high-voltage tolerance and high-voltage drive. Such a circuit 
is proposed in U.S. Pat. No. 5,663,917 to Oka et aI., the 
entirety of which is hereby incorporated by reference herein. 
FIG. 1B illustrates a circuit with high-voltage tolerance and 
low-voltage drive, such as may be found in M. Pelgrom and 
E. Dijkmans, "A 3/sV compatible I/O Buffer," IEEE J. of 
Solid-State Circuits, vol. 30, No.7, p.p. 823-825, July, 1995, 
the entirety of which is hereby incorporated by reference 
herein. 
[0008] For purposes of circuit 10 of FIG. lA, it is assumed 
that the breakdown voltage of the transistors used in the 
circuit is only slightly higher than 'h VHIGH-the voltage 
swing of the input signal. The circuit 10 of FIG. 1A includes 
a pad driver 12 which includes p-channel and n-channel 
cascode stacks, which include MOS devices Pl' P2 and Nl' 
N2' respectively. The cascode transistors P2 and N2 allow the 
output at pad node 14 to traverse between OV and VHIGH 
while the VGS's (voltage gate to source) and VGO's (voltage 
gate to drain) of all four transistors P1 , P2 , N1 , N2 remain 
lower than 'h VHIGH' and thus lower than the breakdown 
voltage of the transistors. The voltage capability of the pad 
driver 12, therefore, is two times larger than the voltage 
capability of the MOSFETs used in the driver. Such a circuit 
may be referred to as a "2x driver." 
[0009] For proper operation, the cascode pad driver 12 
requires two in-phase input signals at nodes 18 and 20. Both 
signals must have a voltage swing that does not exceed 'h 
V in order to avoid exceeding the voltage capability of the 
tr~;;'~istors used therein. These signals are provided from the 
level shifter 16 to the driver 12 through two conventional 
inverter chains. The level shifter 16 takes a 0 to 'h VHIGH 
swing input data signal and produces a data signal that 
swings between 'h VHIGH and VHIGH at node 18. Naturally, 
the level shifter 16 should be implemented in such a way that 
none of its transistors experience voltage overstress. 
[0010] Unlike the circuit 10 of FIG. lA, the circuit 20 of 
FIG. 1B is a high voltage buffer with low voltage transistors 
that is biased from a lower supply voltage 'h VHIGH and is 
characterized by high voltage tolerance but low voltage 
drive. As a result, its output drive is only between 0 and 'h 
VHIGH' The structure, however, allows the pad voltage to 
exceed the supply voltage when the buffer is in the tristate 
mode, i.e., the circuit can be driven by a voltage of approxi­
mately VHIGH without damaging the components. The cir­
cuit, therefore, may be characterized as having a "2x toler­
ance." The circuit 10 of FIG. 1A may also be characterized 
as a "2x tolerance" circuit. 
[0011] Three problems are eliminated to achieve the 2x 
tolerance of the circuit 20: (a) VOG (voltage drain to gate) 
overstress of the n-channel transistor N1; (b) conduction of 
the p-channel transistor P1 in tristate mode when the output 
node exceeds the supply voltage by approximately a thresh­
old voltage; and (c) forward biasing of the drain-bulk p-n 
junction of the p-channel transistor P1 when the output 
sufficiently exceeds the supply voltage. The first problem is 
resolved by using an n-channel cascode-N2-while the 
second and the third problems are eliminated by using 
dynamic gate and bulk biasing (conceptually illustrated 
using two pairs of switches). 
[0012] Recently, two HVB/LVT's with beyond-2x voltage 
capabilities have been reported. A first circuit has a 3.3V 
drive and 5V tolerance using 2V transistors and is proposed 
in L. Clark, "High-Voltage Output Buffer Fabricated on a 2V 
CMOS Technology," Digest of Technical Papers, 1999 VLSI 
Symposium, p.p. 61-62. A circuit that extends the stress free 
range of a cascode stack beyond the difference between 
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supply and ground by approximately one threshold voltage 
is proposed in G. Singh and R. Salem, "High-Voltage­
Tolerant I/O Buffers with Low-Voltage CMOS Process," 
IEEE J. of Solid-State Circuits, vol. 34, No. 11, p.p. 1512­
1525, November 1999. Both circuits use dynamic gate 
biasing. 
[0013] While the above referenced circuits address some 
of the issues involved with interfacing an older higher 
operating voltage IC with a lower operating voltage tech­
nology, the circuits possess significant long term shortcom­
ings. Presently, there is a movement within the semiconduc­
tor industry to migrate to sub-0.2,um sizes towards 0.16 ,um, 
and even 0.13,um technology powered by sub-l.5V sources. 
It is expected that within the next four years, the supply 
voltages may even be in the sub-IV range. As the industry 
moves below the sub-O.2 ,um area and the technologies is 
powered by sub-l.5V sources, interface buffers will be 
required to handle greater than the 2x multiples of the 
known art in order to function with older 0.24-0.35 ,um 
powered devices. Thus, the known art is limited as a long 
term solution due to the migration towards increasingly 
smaller MOS transistor technologies in view of the continu­
ing commercial viability of older IC components operating 
at voltages more than twice that of the breakdown voltages 
of the smaller devices. 
[0014] As such, there is a need for an improved output 
buffer capable of interfacing at least two ICs having oper­
ating voltages which are multiples equal to or greater than 
2x and which provides no gate-to-source, gate-to-drain, and 
drain-to-source stresses while providing at least 2x toler­
ance. Still further, there is a need for a tristate capable high 
voltage buffer implemented with low voltage transistors that 
approaches 3x voltage capabilities or better. 
SUMMARY OF THE INVENTION 
[0015] An integrated circuit includes an output buffer 
having a maximum voltage that approximates the highest 
voltage VMAX applicable across at least one pair of nodes of 
a transistor. The output buffer is capable of delivering an 
output signal signal having a voltage swing VHIGH of up to 
about three times the magnitude of VMAX' The output buffer 
includes at least a first and a second transistor cascode stack, 
each of the stacks having a driver transistor and at least one 
cascode transistor. The output buffer also includes a biasing 
circuit for biasing at least one of the cascode transistors of 
each of the cascode stacks in response to said output signal 
such that the magnitude of the voltage applicable across 
each pair of nodes of each transistor in each cascode stack 
is less than or equal to VMAX' 
[0016] The buffer may be utilized to provide a tristate 
capable buffer circuit with up to 3x voltage capabilities, 
including 3x drive and 3x tolerance. 
[0017] The above and other features of the present inven­
tion will be better understood from the following detailed 
description of the preferred embodiments of the invention 
that is provided in connection with the accompanying draw­
ings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
[0018] The accompanying drawings illustrate preferred 
embodiments of the invention, as well as other information 
pertinent to the disclosure, in which: 
[0019] FIG. lA is a circuit diagram of a known high 
voltage tolerance and high voltage driver buffer interface 
circuit; 
[0020] FIG. IB is a circuit diagram of a known high 
voltage tolerance and low voltage driver buffer interface 
circuit; 
[0021] FIGS. 2A-2C are a schematic representation of a 
tristate capable high voltage buffer and accompanying active 
mode and tristate mode waveforms; 
[0022] FIGS. 3A-3F are circuit diagrams of an exemplary 
driver for a 3x tristate capable buffer; 
[0023] FIG. 4 is a circuit diagram of an exemplary driver 
for a 2x tristate capable buffer; 
[0024] FIGS. 5A-5C are circuit diagrams of an exemplary 
level shifter circuit for a 3x tristate capable buffer; 
[0025] FIG. 6 is a circuit diagram of an exemplary 3x 
tristate capable output buffer; and 
[0026] FIG. 7 is a circuit diagram of a 3x tristate capable 
input buffer. 
DETAILED DESCRIPTION 
[0027] FIGS. 2A is a conceptual diagram of a tristate 
capable CMOS buffer 30 for interfacing a low supply 
voltage IC chip and a high supply voltage IC chip. The 
buffer 30 receives an input data signal from the low voltage 
supply at an input and produces an output data signal which 
corresponds to the input data signal but has a voltage swing 
between ground and the higher supply voltage VDO' The 
buffer 30 includes a level shifter 32 and a driver stage 34. 
The level shifter produces data waveforms Vp and Vn shown 
in FIGS. 2B and 2C, depending upon whether the circuit is 
operated in the "Active Mode" or the "Tristate Mode." As is 
conventional, the tristate mode is enabled via the OEN 
(output enable) input. In the "Active Mode," Vn is typically 
the input data signal and Vp corresponds to Vn with a DC 
offset as shown in FIG. 2B. It is assumed, but not required, 
that the input data signal received from the low operating 
voltage IC has a voltage swing with a peak of VMAX' Vmax 
approaching the maximum voltage a transistor in the buffer 
circuitry can withstand, i.e. N GS/' N GO/' and /Vos/ 
~VMAX' 
[0028] FIG. 3A is a conceptual schematic of an exemplary 
embodiment of a pad driver 100 having stress-free range of 
3x, i.e., the driver 100 is capable of driving an output signal 
Vpad at output node 102 having a voltage swing VHIGH 
which is up to approximately three times the break-down 
voltage of any transistor used in the driver 100. Driver 100 
includes a p-channel cascode stack and an n-channel cas­
code stack connected in series at output node 102. The 
p-channel cascode stack includes at least three p-channel 
MOS transistors P1 , P2 , P3 connected in series between the 
supply voltage VHIGH and the output node 102. The n-chan­
nel cascode stack includes at least three n-channel MOS 
transistors Nl' N2 , N3 connected in series between the output 
node 102 and a relative ground VGROUND' 
[0029] The gate terminal of N1 is coupled to an input data 
signal Vn (FIG. 2A) and the gate terminal of P1 is coupled 
to a level shifted data signal Vp (FIG. 2A). These signals 
may be supplied by a level shifter circuit. The gate terminal 
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of n-channel transistor N2 is coupled to a first constant 
voltage such that the difference between the first constant 
voltage and VGROUND does not exceed VMAX' For a true 3x 
buffer, this first constant voltage value equals approximately 
VMAX as shown in FIG. 3A. The gate terminal of p-channel 
transistor P2 is coupled to a second constant voltage such 
that the difference between VHIGH and the second constant 
voltage does not exceed VMAX' For a true 3x buffer, the 
second constant voltage is set to 2Vmax as shown in FIG. 
3A. The first constant voltage may be obtained from the low 
voltage supply Ie. The second constant voltage may be 
generated internally within the buffer by conventional tech­
niques. 
[0030] In an exemplary driver 100, the pad voltage at 
output node 102 controls switches Sl and S2' which thereby 
provide dynamic gate biasing for cascode transistors P3 and 
N3 · None of the six transistors Nl' N2, N3 , Pl' P2' and P3 
experience VGS or VOG voltage overstress if the following 
conditions are satisfied: (1) Sl is closed when Vpad falls 
below the first constant voltage (e.g., VM~; (2) S2 is closed 
when Vpad rises above the second constant voltage (e.g., 
2Vmax); and (3) Sl and S2 maintain the gate voltage of N3 
and P3 at or between the first or second constant voltages 
when Vpad is at or between the first and second constant 
voltages. Of course, both Sl and S2 are never both closed. 
[0031] The fact that Sl must be closed or "on" when its 
control voltage (i.e., Vpad) is lower than the switch terminal 
voltages suggests that Sl should be implemented using a 
p-channel transistor. S2 on the other hand should be imple­
mented using n-channel transistor because it must be closed 
or "on" when its control voltage is higher than its terminal 
voltages. This configuration is shown in FIG. 3B with the 
addition of n-channel transistor N4 and p-channel transistor 
P4' The drain terminals of each transistor are coupled at node 
104 to the gate terminals of transistors N3 and P3 . 
[0032] The gates of both switch transistors N4 and P4 
should be controlled by Vpad' but preferably are not directly 
connected to the pad node 102. A direct connection would 
result in voltage overstress of the switch transistors N4 and 
P4' For stress-free operation, the gate voltage of P4 should 
follow Vpad' but it should not exceed 2/3 VHIGH or 2Vmax' 
Similarly, the gate voltage of N4 should follow Vpad' but it 
should not go below 1/3 VHIGH or VMAX' When the driver 
100 of FIG. 3A is in tristate mode, nodes 110 and 112 have 
the required voltage excursions. The voltage at node 112 
follows Vpad down to VGROUND' but it would not increase 
much beyond 2/3 VHIGH-Vtn. The voltage at node 110, on the 
other hand, follows Vpad to the supply rail, but it would not 
decrease significantly below 1/3 VHIGH+Vtp. Note that "Vtn" 
is the threshold voltage of the n-channel devices, and Vtp is 
the threshold voltage of the p-channel devices. 
[0033] A driver 100 as shown in FIG. 3B but having the 
gate terminals of N4 and P4 coupled directly to node 110 and 
112, respectively, was simulated using 0.25 ,um 2.5V break­
down voltage technology and a VHIGH of 7.5Y. The driver 
was placed in tristate mode (i.e., both N1 and P1 were OFF) 
and the pad voltage was varied between 0 and 7.5 Y. As 
expected, the gate-source and gate-drain voltages of all eight 
transistors (N1 -N4 and P1-P4) remained bounded to ±2.5V 
(i.e., the voltages did not exceed VM~' In active mode, 
however, the voltage at node 112 is not only a function of 
both Vout (i.e., Vpad) but it is also a function of the gate 
voltage of transistor Nl' Similarly, the voltage at node 110 
is a function of both Vpad and the gate voltage of transistor 
Pl' As a result, immediately after each input transition, both 
P4 (Sl) and N4 (S2) are ON and conducting a large "shot­
trough" current. More importantly, during the same time 
frame, the gate oxides of both N3 and P3 are subjected to 
voltage overstress. This issue is addressed in the circuit of 
FIG.3C. 
[0034] In FIG. 3C, the triple cascode is split into two 
separate circuits, one of which is always operated in tristate 
mode, and the switching transistors are shared. The controls 
for the switching transistors are derived from the "always­
tristate" circuit. Switch transistors P4 and N4 respond only to 
changes in Vpad at node 102 and provide dynamic protection 
for added transistors N5 and P5' Transistors N5 and P5 have 
gate terminals coupled to node 104, and drain terminals 
coupled to output node 102. The source terminal of Ps is 
coupled to the gate terminal of N4 , and the source terminal 
of N5 is coupled to the gate terminal of P4' Since the drain 
and gate nodes of these two transistors P5' N5 are coupled 
respectively to the gate and drain nodes of N3 and P3 (also 
referred to as nodes 104 and 102, respectively), the switches 
N4 , P4 also provide protection for P5 and Ns. An exemplary 
high voltage buffer, low voltage transistor circuit is therefore 
achieved. 
[0035] The gate-source and gate-drain voltages of all ten 
transistors (N1 -Ns, P1 -Ps) are always limited to ±1f3 VHIGH 
or VMAX' Drain-source (DS) voltages of transistors Ns, Ps, 
N3 and P3 can, however, exceed VMAX by at least one 
threshold voltage (Vtn). This may be addressed by extending 
the length of devices in the driver, but this may not be a 
viable option with increasing area constraints on ICs. 
[0036] In order to keep Vos of Ns~1f3 VHIGH or VMAX' 
node 106 may be pulled up to 2/3 VHIGH. This is accom­
plished in the exemplary circuit configurations of FIGS. 3D 
and 3E via transistor N6 . Similarly, to keep Vos of Ps~1f3 
VHIGH or VMAX node 108 may be pulled down to 1/3 VHIGH' 
which is accomplished via transistor P6' Note that when 
activated, N6 does not connect node 106 directly to 2/3 
VHIGH; instead, it connects it to node 104, which for high 
pad voltages acquires the desired 2/3 VHIGH value. Similarly, 
node 108 is brought down to 1/3 VHIGH indirectly via node 
104. This feature guarantees that transistors N6 and P6 are 
not overstressed. 
[0037] The final issue that should be addressed is the 
potential drain-source overstress of transistors N3 and P3' 
Below is a brief description of the causes of the drain-source 
overstress of transistor N3 , and a circuit approach to resolve 
this issue is shown in FIG. 3F. The cause of overstress of P3 
is analogous to that of N3 and is not described. 
[0038] When the pad voltage at 102 equals VHIGH' the 
drain-source voltages oftransistors N2 and N3 are as follows: 
Vos of N 2 =1f3 VHIGH+(VGS of N2- VGS of N3 ) and Vos of 
N 3 =1f3 VHIGH+VGS of N3 , respectively. Immediately after 
input transition of the input data signal at the gate terminal 
of Nl' both VGS of N2 and VGS of N3 can increase so that the 
cascode transistors N2 and N3 can carry the current con­
ducted by Nl' These changes alter Vos of N2 and Vos of N3 . 
According to the first equation, the change in Vos of N2 can 
be kept low at approximately constant and equal to 1/3 VHIGH 
by making N2 and N3 identical in size. The second equation 
reveals that N3 would experience a drain-source overstress. 
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This overstress could be prevented by connecting an addi­
tional cascode transistor N7 between the drain of N3 and 
node 102 as shown in FIG. 3F. With the addition of 
transistor N7 in FIG. 3F to the n-channel cascode stack, the 
drain-source voltage of N3 becomes VDS=1f3 VHIGH+(VGS of 
N3 - VGS of N7 ). This drain-source voltage can now be kept 
nearly constant and equal to 1/3 VHIGH by simply making N4 
and N3 approximately equal in size. This drain-source over­
stress protection requires the gate terminal of N7 to have a 
potential of VHIGH whenever the pad node has potential 
VHIGH' The gate terminal potential of transistor N7 should, 
however, be lowered to 1/3 VHIGH as pad node 102 traverses 
toward VGROUD' i.e. N7 requires a VHIGH-to-1f3VHIGH 
dynamic gate biasing. Such biasing is readily available at 
node 108. 
[0039] Similarly, the drain-source overstress of P3 is elimi­
nated by the addition of the P7 cascode transistor coupled 
between the drain terminal of P3 and output node 102. As 
shown in FIG. 3F, required dynamic biasing (O-to-2INHIG~ 
is obtained by connecting the gate terminal of transistor P7 
to node 106. 
[0040] FIG. 4 is provided to show that the same basic 
approach as described above in achieving a 3x driver with 
no gate-source, gate-drain, and drain-source overstress may 
be utilized to provide a 2x driver 200 that exhibits no 
gate-source, gate-drain, and drain-source overstress. Note 
that the driver 200 of FIG. 4 includes n-channel and 
p-channel cascode stacks connected at an output node 202 as 
shown in FIGS. 3A-3E. The supply rail is set to 2Vmax in the 
2x driver 200 instead of 3Vmax' Also, the gate terminals of 
P2 and N2 are coupled to a single constant voltage at node 
204 (shown as VMA0 such that the difference between 
V and node 204 is not greater than VMAX and the 
dllf':;'rence between node 204 and VGROUND is not greater 
than VMAX' The input data signal at the gate terminal of N3 
may have a maximum voltage swing OfVMAX, and the input 
data signal at the gate terminal of P3 is the input data signal 
of N3 level shifted by the DC value at node 204, i.e., the data 
signal traverses between VMAX and 2Vmax' Control circuits 
206 and 208 provide dynamic gate biasing signals Gn and 
Gp to n-channel transistor N1 and p-channel transistor Pl' 
respectively. 
[0041] Both signals Gn and Gp are in-phase with the 
output signal produced at node 202 and have a voltage swing 
of VMAX' with Gn traversing between VMAX and VHIGH and 
Gp traversing between VGROUND and VMAX' To understand 
how the circuit 200 of FIG. 4 provides stress-free operation, 
the behavior of the circuit before and after input transition 
may be considered. Assuming that the initial condition is as 
follows: input is low (the gate of N1 is OV and the gate of P1 
is VMA0 and the output is VHIGH' Due to the action of the 
biasing circuits 206, 208, Gn and Gp respectively are VHIGH 
and VMAX' Under these stated conditions, it can be shown 
that the potential difference between any two transistor 
terminals does not exceed VMAX' 
[0042] As the input signal at the gate terminal of N1 goes 
high, the current carried by N1 increases. In order for this 
current to be conducted by N2 and N3 , the transistor source 
potentials of N2 and N3 decrease from their initial values of 
VMAX-Vtn and 2Vmax-Vtn. If N2 and N3 are matched, the 
source decrement for both transistors is the same and VDS of 
N2 remains initially constant and approximately equal to 
VMAX' The drain-source voltage of N3 also is less than 
VMAX' As the load capacitance is being discharged, the drain 
voltage of N3 decreases. At some point, the biasing circuit 
206 is activated and it lowers the gate voltage of N3 to 
prevent VGO of transistor N3 from becoming to large. The 
output node 202 keeps discharging until it reaches VGROUND 
where it settles. 
[0043] It can be shown that for output "low" or VGROUND' 
and input OfVMAX, no terminal-to-terminal voltages exceed 
VMAX' The circuit 200 exhibits similar behavior when the 
input transitions from "high" to "low" (and output transi­
tions from "low" to "high"). During this transition, the 
presence of P3 prevents transistor P2 from developing large 
drain-source voltages while the control circuit 208 provides 
gate-source and gate-drain overstress protection for P3' 
[0044] Biasing circuits 206 and 208 may be implemented 
as shown in FIG. 4 with p-channel transistors P4 and P5 and 
n-channel transistors N4 and Ns. P-channel transistor P4 has 
its gate terminal coupled to Vpad at output node 202, a drain 
terminal coupled to the constant voltage at node 204, and a 
source terminal coupled to the gate terminal of N3 . Transis­
tor P5 has its gate terminal coupled to node 204, a drain 
terminal coupled to output node 202, and its source terminal 
coupled to the gate terminal of N3 . Likewise, biasing circuit 
208 may be implemented with n-channel transistor N4 
having its gate terminal coupled to output node 202, its 
source terminal coupled to the gate terminal of P3' and its 
drain terminal coupled to the constant voltage at 204. 
N-channel transistor N5 has its gate terminal coupled to the 
constant voltage at node 204, its source terminal coupled to 
the gate terminal of P3 and its drain terminal coupled to 
output node 202. The biasing circuits provide the advantage 
of not dissipating static power. 
[0045] FIGS. 5A-5C are circuit schematics of an exem­
plary level shifter circuit 300 for use in a 3x tristate capable 
buffer. This circuit may be used to provide signal Vp to 
driver 100. A level shifter circuit comprises an input n-chan­
nel transistor, a cascode stack for protecting the input 
transistor from voltage overstress and including at least one 
n-channel cascode transistor, and a load transistor coupled to 
the cascode stack at an output node. As shown in FIG. 5A, 
the level shifter 300 for providing a signal to a driver as 
described above may generally be illustrated as a modified 
N-MOS inverter comprising at least four n-channel transis­
tors Ng , Ng , N10 and N11 coupled in series. A source terminal 
of input transistor Ng is coupled to VGROUND' a source 
terminal of cascode transistor Ng is coupled to a drain 
terminal of Ng , a source terminal cascode transistor N10 is 
coupled to a drain terminal of Ng and a drain and gate 
terminals of load transistor N11 are both coupled to supply 
V or 3Vmax' Transistors N11 and N10 are coupled together 
atfi~st output node 302. A gate terminal of Ng is coupled to 
an input data signal with a maximum voltage swing which 
does not exceed VMAX' This input data signal may be 
provided by the low voltage Ie. The gate terminals ofNg and 
N10 are coupled to a first constant voltage and a second 
constant voltages, respectively, such that a difference 
between VHIGH and the second constant voltage does not 
exceed VMAX and a difference between the first constant 
voltage and VGROUND does not exceed VMAX' For a true 3x 
level shifter stage, the first and second constant voltages are 
VMAX(1f3 VHIG~ and 2Vmax(2l3 VHIG~' respectively. 
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Through the level shifter 300, a data signal Vp is produced 
at output node 302 which corresponds to the input data 
signal but has a DC offset of 2Vmax' i.e. the signal traverses 
between 2Vmax and 3Vmax as needed for the driver circuits 
shown in FIGS. 3A-3F. It should be apparent that higher 
voltage shifted data signals may be achieved with the circuit 
approach of FIG. 5A by simply adding additional n-channel 
cascode with appropriate constant gate voltage biasing and 
an increased supply voltage VHIGH' 
[0046] The circuit 300 provides a very robust output signal 
at node 302, but can dissipate static power. To reduce this 
static power dissipation, the duty cycle of the input data 
signal can be reduced. If the input data signal duty cycle is 
reduced, the output duty cycle must still be preserved. 
Therefore, an exemplary level shifter may further include a 
second inverter stage driven out-of-phase with the input 
inverter by one half cycle and an RS (reset-set) latch 
connecting the two inverter stages. This exemplary embodi­
ment of a level shifter is shown in FIG. 5B. 
[0047] The level-shifter of FIG. 5B includes inverter 300a 
and inverter 300b (N12' N13' N14' and NlS) coupled to an RS 
latch 306. The level shifter also optionally includes cross­
coupled p-channel transistors Psand P9 and added series 
n-channel transistors N16 and N17. These devices (Ps, Pg , 
N16, N17) are not required but help the level shifter produce 
smooth output waveforms at outputs 308 and 310. Each 
inverter 300a, 300b comprises an input transistor coupled to 
input signals INland IN2 at their gate terminals, a cascode 
stack and load transistor. Input signals INland IN2 are 
shown as having reduced duty cycles below 50%. The 
"dashed" wave forms illustrate input waveforms with 50% 
duty cycles. The cascode transistors provide overstress pro­
tection for all of the devices. For effective overstress pro­
tection all devices preferably are the same size. With equally 
sized input and load transistors, the level shifter of FIG. 5B 
exhibits a gain of near-unity for large signals. Inverter gain 
is on the first order insensitive to process and temperature 
variations. The level-shifter of FIG. 5B, however, dissipates 
static power if input signals IN1 and IN2 have normal duty 
cycles of 50% (as shown by the dashed input signals of FIG. 
5B). 
[0048] Since the inverter stages 300a, 300b dissipate static 
power whenever their inputs are "high," the static power 
dissipation could be reduced if the two inverters are impulse 
driven. Impulse duration, however, should be sufficiently 
large so that the latch 306 can change its state. If the two 
inverter structure are pulse driven, both inverter outputs are 
"high" most of the time. In order to be able to retain its state, 
the RS latch 306 should be implemented using NAND gates 
(as opposed to NOR gates). 
[0049] The circuit of FIG. 5C illustrates one means of 
generating the modified pulse signals IN1 and IN2. The 
circuit of FIG. 5C also provides the additional advantage of 
producing two additional signals at outputs 316 and 318 
having voltage swings between 0 and VMAX' One of these 
signals may be used to provide signal Vn to drive the 
n-channel transistor N1 of the driver stage 100. 
[0050] The desired impulse drive of FIG. 5C is realized 
using a "one shot" circuit. This circuit employs three MOS 
inverters within input circuitry 314, two NAND gates within 
input circuitry 314, and a NAND-based RS latch 312. 
Transistors Ns, Ng , N12 and N13 are also part of the one-shot 
circuit. P-channel transistors P10 and P11 may be included for 
smoother waveform generation. A pulse is produced at the 
gate of the transistors Ns whenever there is a positive input 
transition and at the gate of input transistor N12 whenever a 
there is a negative input transistor. The duration of the 
produced pulse is approximately equal to 'tmos+'tNS/N9+'tRS 
where 'tmos is the delay of the MOS inverter, 'tNS/N9 is the 
delay of the NslNg inverter and'tRs is the switching delay of 
the RS latch 312. As long as RS latch 308 and RS latch 312 
are equally loaded and present minor loading to their cor­
responding driving circuits, the duration of the generated 
driving pulses would be sufficient to guarantee switching of 
RS latch 308. 
[0051] FIG. 6 is an exemplary embodiment of a 3x tristate 
capable output buffer circuit 400 including a level shifter 
circuit 300 described above coupled to a driver stage 200 
described above. The tristate-capable 7V output buffer 400 
was fabricated with a 0.25 ,um 2.5V CMOS process. The 
circuit was designed to drive a 10 pF load capacitance at 
200MHz. The transistor sizes (widthllength) in,um)) were as 
follows: 
N 1-N3 , N 7 370/0.24 Pi-P3' P7 P7 1300/0.28 
Ns , N 6 37/0.24 Ps, P6 74/0.28 
N4 740/0.24 P4 1300/0.28 
Ns-N17 0.6/.024 Pe-Pll 2.1/0.28 
[0052] The above designed circuit was tested, and "on­
wafer" probing was performed successfully. To verify high­
voltage capability, internal nodes 104, 106 and 108 were 
monitored while the buffer was operated in a "package-like 
environment." This was done by bonding a bare die directly 
on a PCB (printed circuit board) and using active probes. 
The obtained waveforms were then compared to the output 
waveform generated at node 102. The potential differences 
V102-V106' V102-V10S and V102-V104 are indicative of the 
presence or absence of GS and GD voltage overstress. These 
differences remained bounded to approximately ±2.5 V. 
Therefore, the voltage drive and tolerance of the developed 
buffer circuit is nearly three times larger than the breakdown 
voltage of the MOS devices used in the circuit. 
[0053] FIG. 7 illustrates that the circuit approach 
described in FIGS. 3D-3F may be used to form an input 
buffer circuit which receives an input signal at node 102 
which swings between 0 and 3Vmax and produces an output 
data which swings between 0 and VMAX at output node 506. 
Of course the output signal can be amplified by an inverter 
510 or chain of inverters as is conventional. The n-channel 
and p-channel cascode stacks of FIGS. 3D-3F are not 
required for the function of an exemplary input driver. This 
circuitry is shown within the dashed box 508. These cascode 
stacks may be disenabled by coupling the gate of P1 to the 
supply voltage and the gate of N1 to VGROUND' 
[0054] An input stage 502 may be designed as shown in 
FIGS. 3D-3F from transistors N4-N6 and P4-P6 particularly 
those circuit configuration introduced in FIGS. 3D and 3E. 
Likewise, the biasing circuit 208 of FIG. 4 including 
n-channel transistors NSa and N4a may be coupled to the 
input stage 502 as shown. An input data signal from a high 
voltage IC presented at node 102 and having a voltage swing 
between 0 and 3Vmax produces a data signal at node 506 
which is appropriate for safely driving a low voltage Ie. The 
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data signal at node 504 has a voltage swing between Oand 2 
V MAX' and the data signal at node 506 has a voltage swing 
of 0 to V MAX' 
[0055] Although the invention has been described in terms 
of exemplary embodiments, it is not limited thereto. Rather, 
the appended claims should be construed broadly to include 
other variants and embodiments of the invention which may 
be made by those skilled in the art without departing from 
the scope and range of equivalents of the invention. 
We claim: 
1. An integrated circuit compnsmg an output buffer 
having a maximum voltage that approximates the highest 
voltage V MAX applicable across at least one pair of nodes of 
a transistor, the output buffer for delivering an output signal 
having a voltage swing V HIGH of up to about three times the 
magnitude of V MAX' said output buffer comprising: 
(a) at least a first and a second transistor cascode stack, 
each of said stacks having a driver transistor and at least 
one cascode transistor; and 
(b) a biasing circuit for biasing said at least one cascode 
transistor of each of said cascode stacks in response to 
said output signal such that the magnitude of the 
voltage applicable across each pair of nodes of each 
transistor in each cascode stack is less than or equal to 
V MAX' 
2. The integrated circuit of claim 1, wherein said biasing 
circuit comprises switching means for applying to a biasing 
node of a cascode transistor of each of said first and second 
cascode stacks a first voltage having a magnitude of about 
V-VMAX when the output signal voltage is greater than 
ot;;'qual to about V HIGH-V MAX and a second voltage having 
a magnitude of about V HIGH-2VMAX when the output signal 
voltage is less than or equal to about VHIGH-2VMAX' 
3. The integrated circuit of claim 2, wherein said first 
transistor cascode stack includes transistors of a first con­
duction type and said second cascode stack includes tran­
sistors of a second conduction type. 
4. The integrated circuit of claim 3 wherein each of said 
at least first and second transistor cascode stacks includes at 
least two cascode transistors, wherein said first voltage is 
coupled to a biasing node of one of said cascode transistors 
in said first cascode stack, said second voltage is coupled to 
a biasing node of at least one of said cascode transistors in 
said second cascode stack, and wherein said switching 
means applies, to the biasing node of said other cascode 
transistor of each of said first and second cascode stacks, 
said first voltage when the output signal voltage is greater 
than or equal to about V HIGH-V MAX and said second voltage 
when the output signal voltage is less than or equal to about 
VHIGH-VMAX' 
5. The integrated circuit of claim 4, wherein said switch­
ing means comprises a fourth transistor of said second 
conduction type coupling said first voltage to said biasing 
nodes of said other cascode transistors and a fourth transistor 
of said first conduction type coupling said second voltage to 
said biasing nodes of said other cascode transistors. 
6. The integrated circuit of claim 5, wherein said fourth 
transistors are coupled together at a first node coupled to said 
biasing nodes of said other transistors of said cascode stacks, 
said switching means further comprising a fifth transistor of 
said second conduction type coupling said biasing node of 
said fourth transistor of said first conduction type to an 
output node and a fifth transistor of said first conduction type 
coupling said biasing node of said fourth transistor of said 
second conduction type to said output node, said fifth 
transistors having respective biasing nodes coupled to said 
first node. 
7. The integrated circuit of claim 6, further comprising a 
sixth transistor of said second conduction type and a sixth 
transistor of said first conduction type coupled between said 
biasing nodes of said fourth transistors at said first node, said 
sixth transistors having biasing nodes coupled to said output 
node. 
8. The integrated circuit of claim 6, further comprising a 
sixth transistor of said second conduction type and a sixth 
transistor of said first conduction type coupled between said 
biasing nodes of said fourth transistors, wherein said sixth 
transistors are coupled together at said first node, and 
wherein a biasing terminal of said sixth transistor of said first 
conduction type is coupled to a biasing terminal of said 
fourth transistor of said first conduction type and a biasing 
terminal of said sixth transistor of said second conduction 
type is coupled to a biasing terminal of said fourth transistor 
of said second conduction type. 
9. The integrated circuit of claim 8, wherein said first 
cascode stack further comprises a seventh transistor of said 
first conduction type coupled between said other cascode 
transistor of said first cascode stack and said output node, 
and said second cascode stack further comprises a seventh 
cascode transistor of said second conduction type coupled 
between said other cascode transistor of said second cascode 
stack and said output node and wherein a biasing node of 
said seventh transistor of said second conduction type is 
coupled to a biasing node of said fourth transistor of said 
second conduction type, and a biasing node of said seventh 
transistor of said first conduction type is coupled to a biasing 
node of said fourth transistor of said first conduction type. 
10. An integrated circuit comprising a tristate capable 
output buffer having a maximum voltage that approximates 
the highest voltage VMAX applicable across at least one pair 
of nodes of a transistor, the output buffer for delivering an 
output signal having a voltage swing V HIGH of up to about 
three times the magnitude of V MAX' said output buffer 
comprising: 
(a) a voltage driver, comprising: 
(i) at least a first and a second transistor cascode stack, 
each of said stacks having a driver transistor and at 
least one cascode transistor; and 
(ii) a biasing circuit for biasing said at least one cascode 
transistor of each of said cascode stacks in response 
to said output signal such that the magnitude of the 
voltage applicable across each pair of nodes of each 
transistor in each cascode stack is less than or equal 
andto V MAX; 
(b) a level shifter circuit, said level shifter circuit provid­
ing at least one voltage shifted data signal to a driver 
transistor of said voltage driver in response to an input 
data signal when said buffer is in an active mode, said 
circuit further configured to place said buffer in a 
tristate mode in response to an enable signal. 
11. The integrated circuit of claim 10, wherein said level 
shifter circuit comprises: 
a first inverter for providing a first voltage shifted data 
signal comprising at least an input transistor having a 
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biasing node for receiving a first input data signal, a 
cascode stack connected in series with said input tran­
sistor and a load transistor. 
12. The integrated circuit of claim 11, wherein said level 
shifter further comprises: 
a second inverter for providing a second voltage shifted 
data signal comprising at least an input transistor 
having a biasing node for receiving a second input data 
signal, a cascode stack connected in series with said 
input transistor and a load transistor; and 
a first latch for producing said at least one voltage shifted 
data signal in response to said first and second voltage 
shifted data signals when said input transistors of said 
inverters are driven with a first and second modified 
input data signals, respectively, corresponding to said 
input data signal with a reduced duty cycle. 
13. The integrated circuit of claim 12, wherein said latch 
is a RS latch and said level shifter further comprises a 
one-shot circuit for generating said first and second modified 
input data signals. 
14. The integrated circuit of claim 12, wherein said 
biasing circuit comprises switching means for applying to a 
biasing node of a cascode transistor of each of said first and 
second cascode stacks a first voltage having a magnitude of 
about V HIGH-V MAX when the output signal voltage is 
greater than or equal to about V HIGH-V MAX and a second 
voltage having a magnitude of about VHIGH-2VMAX when 
the output signal voltage is less than or equal to about 
V HIGH-2VMAX' 
15. The integrated circuit of claim 14, wherein said first 
transistor cascode stack includes transistors of a first con­
duction type and said second cascode stack includes tran­
sistors of a second conduction type. 
16. The integrated circuit of claim 15 wherein each of said 
at least first and second transistor cascode stacks includes at 
least two cascode transistors, wherein said first voltage is 
coupled to a biasing node of one of said cascode transistors 
in said first cascode stack, said second voltage is coupled to 
a biasing node of at least one of said cascode transistors in 
said second cascode stack, and wherein said switching 
means applies, to the biasing node of said other cascode 
transistor of each of said first and second cascode stacks, 
said first voltage when the output signal voltage is greater 
than or equal to about V HIGH-V MAX and said second voltage 
when the output signal voltage is less than or equal to about 
VHIGH-VMAX' 
17. The integrated circuit of claim 16, wherein said 
switching means comprises a fourth transistor of said second 
conduction type coupling said first voltage to said biasing 
nodes of said other cascode transistors and a fourth transistor 
of said first conduction type coupling said second voltage to 
said biasing nodes of said other cascode transistors. 
18. The integrated circuit of claim 17, wherein said fourth 
transistors are coupled together at a first node coupled to said 
biasing nodes of said other transistors of said cascode stacks, 
said switching means further comprising a fifth transistor of 
said second conduction type coupling said biasing node of 
said fourth transistor of said first conduction type to an 
output node and a fifth transistor of said first conduction type 
coupling said biasing node of said fourth transistor of said 
second conduction type to said output node, said fifth 
transistors having respective biasing nodes coupled to said 
first node. 
19. The integrated circuit of claim 18, further comprising 
a sixth transistor of said second conduction type and a sixth 
transistor of said first conduction type coupled between said 
biasing nodes of said fourth transistors at said first node, said 
sixth transistors having biasing nodes coupled to said output 
node. 
20. The integrated circuit of claim 18, further comprising 
a sixth transistor of said second conduction type and a sixth 
transistor of said first conduction type coupled between said 
biasing nodes of said fourth transistors, wherein said sixth 
transistors are coupled together at said first node, and 
wherein a biasing terminal of said sixth transistor of said first 
conduction type is coupled to a biasing terminal of said 
fourth transistor of said first conduction type and a biasing 
terminal of said sixth transistor of said second conduction 
type is coupled to a biasing terminal of said fourth transistor 
of said second conduction type. 
21. The integrated circuit of claim 20, wherein said first 
cascode stack further comprises a seventh transistor of said 
first conduction type coupled between said other cascode 
transistor of said first cascode stack and said output node, 
and said second cascode stack further comprises a seventh 
cascode transistor of said second conduction type coupled 
between said other cascode transistor of said second cascode 
stack and said output node and wherein a biasing node of 
said seventh transistor of said second conduction type is 
coupled to a biasing node of said fourth transistor of said 
second conduction type, and a biasing node of said seventh 
transistor of said first conduction type is coupled to a biasing 
node of said fourth transistor of said first conduction type. 
* * * * * 
